

SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels

Kristin Barber, Anys Bacha*, Li Zhou, Yinqian Zhang, Radu Teodorescu

Department of Computer Science and Engineering

The Ohio State University

<http://arch.cse.ohio-state.edu>

*The University of Michigan



THE OHIO STATE UNIVERSITY



Motivation



Motivation

- In Jan. 2018, a new class of vulnerabilities was unveiled



Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be
 - Process isolation, sandboxed environments, virtualized environments are all susceptible

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be
 - Process isolation, sandboxed environments, virtualized environments are all susceptible
 - Don't rely on an implementation "bug", use features correctly as intended

Motivation




- In Jan. 2018, a new class of vulnerabilities was unveiled
 - Ability to bypass isolation boundaries and violate control-flow integrity
 - Manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be
 - Process isolation, sandboxed environments, virtualized environments are all susceptible
 - Don't rely on an implementation “bug”, use features correctly as intended
- The past 1.5 years has seen a wide range of attacks with variations on this theme

Motivation



- In Jan. 2018, a new class of vulnerabilities was unveiled



ndaries and violate control-flow integrity

'Foreshadow' attack affects Intel chips

- manipulation of speculative mechanisms to perform computation of interest to attacker
- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be
 - Process isolation, sandboxed environments, virtualized environments are all susceptible
 - Don't rely on an implementation "bug", use features correctly as intended
- The past 1.5 years has seen a wide range of attacks with variations on this theme

Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN ▾

SECURITY | LEER EN ESPAÑOL

Spectre and Meltdown: Data on those big chip flaws

'Foreshadow' attack affects Intel chips

- manipulation of speculative mech

- Meltdown demonstrated reading entire kernel memory from user process!
 - Indicates how powerful these attacks can be
 - Process isolation, sandboxed environments, virtualized environments are all susceptible
 - Don't rely on an implementation "bug", use features correctly as intended
- The past 1.5 years has seen a wide range of attacks with variations on this theme

Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN ▾

NEWS

Home | Video | World | US & Canada | UK | Business | Tech | Science | Stories

'Foreshadow' attack affects Intel chips

- manipulation of speculative mech

Spectre and Meltdown: Data on those big chip flaws

- Meltdown demonstrated process!



New Intel Chip Flaws Can Leak Confidential Data From the CPU

- Indicates how power
 - Process isolation, sandboxed environments, virtualized environments are all susceptible
 - Don't rely on an implementation "bug", use features correctly as intended
- The past 1.5 years has seen a wide range of attacks with variations on this theme

Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN ▾

'Foreshadow' attack affects Intel chips

- manipulation of speculative mech

Spectre and Meltdown: Data on those big chip flaws

SMoTherSpectre: exploiting speculative execution through port contention



New Intel Chip Flaws Can Leak Confidential Data From the CPU

Atri Bhattacharyya
EPFL

Alexandra Sandulescu
IBM Research - Zurich

Matthias Neufuss
IBM Research

Alessandro Sorniotti
IBM Research - Zurich

Babak Falsafi
EPFL

Mathias Payer
EPFL

Anil Kurmus
IBM Research - Zurich

RACT
Meltdown, and related attacks have demonstrated that hypervisors, trusted execution environments, and browsers are vulnerable to information disclosure through micro-architectural side channels. However, it remains unclear as to what extent other systems, in particular those that do not load attacker-provided code, may be impacted. It also remains unclear as to what extent attacks are reliant on cache-based side channels.

and then detect which locations have been evicted from the cache. Such a side channel leaks addresses and allows the adversary to learn information from data-dependent execution. An effective mitigation strategy is to eliminate data-dependent control flow over sensitive data, such as cryptographic material.

In contrast, Spectre and Meltdown render this class of attacks generic and significantly harder to mitigate through software changes only. The side channel is now used *indirectly*, in a way that -

- Don't rely on an implementation "bug", use features correctly as intended

- The past 1.5 years has seen a wide range of attacks with variations on this theme

Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN ▾

'Foreshadow' attack affects Intel chips
 - manipulation of speculative mech

Spectre and Meltdown: Data on those big chip fler

SMoTherSpectre: exploiting speculative execu through port contention



New Intel Chip Flaws Can Leak Confidential Data From the CPU

Atri Bhattacharyya
EPFL

Alessandro Sorniotti
IBM Research – Zurich

Alexandra Sandulescu
IBM Research – Zurich

Babak Falsafi
EPFL

Anil Kurmus
IBM Research – Zurich

Matthias Neuf
IBM Resear

Mathia
EP

process!

NetSpectre: Read Arbitrary Memory over Network

Michael Schwarz
Graz University of Technology

Moritz Lipp
Graz University of Technology

Martin Schwarzl
Graz University of Technology

Daniel Gruss
Graz University of Technology

TRACT
 , Meltdown, and related attacks have demonstrated that
 hypervisors, trusted execution environments, and browsers
 ne to information disclosure through micro-architectural
 sses. However, it remains unclear as to what extent other
 ions, in particular those that do not load attacker-provided
 ay be impacted. It also remains unclear as to what extent
 tacks are reliant on cache-based side channels.

and then detect which locations have been evicted from the ca
 Such a side channel leaks addresses and allows the adversary
 learn information from data-dependent execution. An effect
 mitigation strategy is to eliminate data-dependent control fl
 over sensitive data, such as cryptographic material.
 In contrast, Spectre and Meltdown render this class of atta
 generic and significantly harder to mitigate through software cha
 only. The side channel is now used *indirectly*, in a way that –

boxed environments, virtualized e

BSTRACT
 eculative execution is a crucial cornerstone to the performance
 modern processors. During speculative execution, the processor
 ay perform operations the program usually would not perform.
 hile the architectural effects and results of such operations are
 scarded if the speculative execution is aborted, microarchitectural
 le effects may remain. The recently published Spectre attacks
 ploit these side effects to read memory contents of other programs.

1 INTRODUCTION
 Modern computers are highly optimized for performance. F
 these optimizations typically have side effects. Side-channe
 observe these side effects and consequently deduce info
 which would usually not be accessible to the attacker. S
 based side-channel attacks are particularly unsettling sir
 do not require physical access to the device. Many of these
 fall into the category of microarchitectural attacks, which

- Don't rely on an implementation "bug", use features corr

- The past 1.5 years has seen a wide range of attacks with variations on this theme



Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN

NEWS

Home | Video | World | US & Canada | UK | Business | Tech | Science | Stories

'Foreshadow' attack affects Intel chips
 - manipulation of speculative mech

Spectre and Meltdown: Data on those big chip flaws

SMoTherSpectre: exploiting speculative execution through port contention



REVIEWS ▾ BEST PICKS ▾ HOW-TO ▾ NEWS ▾ SMART HOME BUSINESS ▾ SHOP ▾

#IOS13 #Cyberwar #HuaweiMate30 #SonosMove #HPEliteDragonfly

News & Analysis

New Intel Chip Flaws Can Leak Confidential Data From the CPU

Atri Bhattacharyya
EPFL

Alessandro Sorniotti
IBM Research – Zurich

Alexandra Sandulescu
IBM Research – Zurich

Babak Falsafi
EPFL

Anil Kurmus
IBM Research – Zurich

Matthias Neufuss
IBM Research – Zurich

Mathias Neufuss
EPFL

process!

NetSpectre: Read Arbitrary Memory over Network

Michael Schwarz
Graz University of Technology

Moritz Lipp
Graz University of Technology

Martin Schwarzl
Graz University of Technology

Daniel Gruss
Graz University of Technology

RAC, Meltdown to users, side-channel attacks



and then detect which locations have been evicted from the cache. Such a side channel leaks addresses and allows the adversary to learn information from data-dependent execution. An effective mitigation strategy is to eliminate data-dependent control flow over sensitive data, such as cryptographic material. In contrast, Spectre and Meltdown render this class of attacks generic and significantly harder to mitigate through software changes only. The side channel is now used indirectly, in a way that does not rely on an implementation “bug”, use features correctly

ABSTRACT

Speculative execution is a crucial cornerstone to the performance of modern processors. During speculative execution, the processor may perform operations the program usually would not perform. While the architectural effects and results of such operations are discarded if the speculative execution is aborted, microarchitectural side effects may remain. The recently published Spectre attacks exploit these side effects to read memory contents of other programs.

1 INTRODUCTION

Modern computers are highly optimized for performance. For these optimizations typically have side effects. Side-channel attacks observe these side effects and consequently deduce information which would usually not be accessible to the attacker. Side-channel based side-channel attacks are particularly unsettling since they do not require physical access to the device. Many of these attacks fall into the category of microarchitectural attacks, which

In the last 1.5 years has seen a wide range of attacks with variations on this theme

RIDL

Motivation



- In Jan. 2018, a new class of vulne



BEST PRODUCTS ▾ REVIEWS ▾ NEWS ▾ VIDEO ▾ HOW TO ▾ SMART HOME ▾ CARS ▾ DEALS ▾ DOWN ▾

NEWS

Home | Video | World | US & Canada | UK | Business | Tech | Science | Stories

'Foreshadow' attack affects Intel chips
 - manipulation of speculative mech

Spectre and Meltdown: Data on those big chip flaws

SMoTherSpectre: exploiting speculative execution through port contention



New Intel Chip Flaws Can Leak Confidential Data From the CPU

Atri Bhattacharyya
EPFL

Alessandro Sorniotti
IBM Research - Zurich

Alexandra Sandulescu
IBM Research - Zurich

Babak Falsafi
EPFL

Anil Kurmus
IBM Research - Zurich

Matthias Neufuss
IBM Research - Zurich

Mathias Neufuss
EPFL

process!

NetSpectre: Read Arbitrary Memory over Network

Michael Schwarz
Graz University of Technology

Moritz Lipp
Graz University of Technology

RAO
Mel
hype
ne to
sses.
ions,
ay be
tacks



and then detect which locations have been evicted from the cache. Such a side channel leaks addresses and allows the adversary to learn information from data-dependent execution. An effective mitigation strategy is to eliminate data-dependent control flow over sensitive data, such as cryptographic material. In contrast, Spectre and Meltdown render this class of attacks generic and significantly harder to mitigate through software changes only. The side channel is now used *indirectly*, in a way that does not rely on an implementation “bug”, use features correctly

ABSTRACT
 Speculative execution is a crucial cornerstone to the performance of modern processors. During speculative execution, the processor may perform operations the program usually would not perform. While the architectural effects and results of such operations are discarded if the speculative execution is aborted, microarchitectural side effects may remain. The recently published Spectre attacks exploit these side effects to read memory contents of other programs.

1 INTRODUCTION
 Modern computers take advantage of these optimizations to observe these side effects which would usually be discarded. These side-channel based attacks do not require physical access to the hardware and fall into the category of



In the last 1.5 years has seen a wide range of attacks with variations on this theme

FALLOUT

RIDL

Motivation



- In Jan. 2018, a new class of vulne



Transient Execution Attacks

SMoTherSpectre: Spectre through the Motherboard

Atri Bhattacharyya
EPFL
Alessandro Sorniotti
IBM Research - Zurich

RAID, Meltdown, Spectre, and other attacks



shared environments, virtualized e

rely on an implementation “bug”, use features cor

in the last 1.5 years has seen a wide range of attacks with variations on this theme

Details of the attack

Memory over Network



FALLOUT

RIDL

Outline



- Transient Execution Attacks
- Deep Dive Example
- SpecShield Defense
- Evaluation
- Conclusion

Transient Execution Attacks



Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution
 - Architectural changes are discarded, μ arch changes persist

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution
 - Architectural changes are discarded, μ arch changes persist
 - Attacker encodes data into μ arch state \rightarrow covert channel

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution
 - Architectural changes are discarded, μ arch changes persist
 - Attacker encodes data into μ arch state \rightarrow covert channel
 - Ex., traditional cache timing attack techniques, infer memory access patterns of victim

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution
 - Architectural changes are discarded, μ arch changes persist
 - Attacker encodes data into μ arch state \rightarrow covert channel
 - Ex., traditional cache timing attack techniques, infer memory access patterns of victim
 - Covert channel functions as medium for send/rcv data outside the speculative window

Sources of Speculation

conditional branches

exceptions

speculative store bypass

value speculation

Transient Execution Attacks



- Speculation allows the execution of **incorrect** instructions
- Under the right set of conditions, allows for retrieval of **restricted data**
- But speculative results might be discarded?
 - Exploit μ arch side-effects of transient execution
 - Architectural changes are discarded, μ arch changes persist
 - Attacker encodes data into μ arch state \rightarrow covert channel
 - Ex., traditional cache timing attack techniques, infer memory access patterns of victim
 - Covert channel functions as medium for send/recv data outside the speculative window

Sources of Speculation

conditional branches
exceptions
speculative store bypass
value speculation

Spectre-v1 [12]
Spectre-v1.1 [11]
Spectre-v1.2 [11]
Spectre-v2 [12]
Spectre-v3 (Meltdown) [14]
Spectre-v3a [2]
Spectre-v4 [7]
LazyFP/Restore [20]
ret2spec [15]
Foreshadow [4]
NetSpectre [18]
SMoTherSpectre [3]

Deep Dive Example: Spectre-v1



Deep Dive Example: Spectre-v1



- Illustrative example: Spectre-v1, bounds-check-bypass

Deep Dive Example: Spectre-v1



- Illustrative example: **Spectre-v1**, bounds-check-bypass
- Transient execution attacks require **two phases**:
 - (1) Speculation primitive allows **access** to restricted data
 - (2) Utilization of covert channel to **disclose** data outside of speculative window


Deep Dive Example: Spectre-v1



Deep Dive Example: Spectre-v1




Attacker




Deep Dive Example: Spectre-v1






Attacker




Victim




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1




Deep Dive Example: Spectre-v1



Deep Dive Example: Spectre-v1



Deep Dive Example: Spectre-v1



Existing Solutions



Existing Solutions

- Software-only mitigation solutions



Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions
 - Lower-overhead, better coverage



Existing Solutions


- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions
 - Lower-overhead, better coverage
 - Mostly focused on closing **specific covert channels**

Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions
 - Lower-overhead, better coverage
 - Mostly focused on closing **specific covert channels**

OOO Processor




Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions
 - Lower-overhead, better coverage
 - Mostly focused on closing **specific covert channels**

OOO Processor




Existing Solutions



- Software-only mitigation solutions
 - Generally very high overhead for good coverage
 - Attack exploits traces left in μ arch, opaque to programmer by design
 - Coarse-grain, rely on serializing instructions
 - Ad-hoc and specific to exploits, rely on manual insertion, static analysis shown to miss corner cases
- Existing hardware solutions
 - Lower-overhead, better coverage
 - Mostly focused on closing **specific covert channels**


OOO Processor



SpecShield: Our Proposed Solution



OOO Processor




SpecShield: Our Proposed Solution



SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

OOO Processor




SpecShield: Our Proposed Solution



SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

Goal: Isolate transient data from covert channel transmission

OOO Processor



SpecShield: Our Proposed Solution




SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

Goal: Isolate transient data from covert channel transmission

Threat Model

OOO Processor



SpecShield: Our Proposed Solution




SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

Goal: Isolate transient data from covert channel transmission

Threat Model

- Sensitive data resides anywhere in the memory hierarchy

OOO Processor



SpecShield: Our Proposed Solution




SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

Goal: Isolate transient data from covert channel transmission

Threat Model

- Sensitive data resides anywhere in the memory hierarchy
 - Accessed through a transient misspeculated instruction

OOO Processor



SpecShield: Our Proposed Solution




SpecShield is a family of uarch mitigation solutions with different isolation properties for trade-offs with performance

Goal: Isolate transient data from covert channel transmission

Threat Model

- Sensitive data resides anywhere in the memory hierarchy
 - Accessed through a transient misspeculated instruction
- **Any covert channel** can be used to exfiltrate secret data
 - Caches, SIMD units, TLBs, etc.


OOO Processor



SpecShield: Main Idea



OOO Processor




SpecShield: Main Idea

A more **general** solution that prevents covert channel formation



OOO Processor




SpecShield: Main Idea



A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

OOO Processor




SpecShield: Main Idea



A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```


SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions
 - Speculative status determined by producing instruction

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions
 - Speculative status determined by producing instruction
 - Monitor speculative status of loads

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```


SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions
 - Speculative status determined by producing instruction
 - Monitor speculative status of loads
- Delay forwarding until window of speculation is closed

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```


SpecShield: Main Idea




A more **general** solution that prevents covert channel formation

Key Observation: Leakage source by definition has dependence on the secret data

- Prevent covert channel formation by policing speculative data use by dependent instructions
 - Speculative status determined by producing instruction
 - Monitor speculative status of loads
- Delay forwarding until window of speculation is closed
- Traditionally, instructions considered non-speculative when reaching ROB head

OOO Processor



```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

Conservative Design: SpecShield STL



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction

Conservative Design: SpecShield STL



- Wait until load reaches ROB head before forwarding to dependent instruction


Reorder Buffer



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions
- All data guaranteed to be non-speculative before use



Conservative Design: SpecShield STL




- Wait until load reaches ROB head before forwarding to dependent instruction
- When data returns from memory (cache)
 - Register file is updated
 - Delay forwarding data to dependent instructions
- All data guaranteed to be non-speculative before use
- Downside: relatively large performance impact



SpecShield ERP




Reorder Buffer



SpecShield ERP



Reorder Buffer



SpecShield ERP



- Goal: Relax constraints on allowable forwarding

Reorder Buffer

	FP (Forward Pending)	
...	0	0
SUB ...,r2,...	0	0
...	0	0
ADD ...,r1,...	0	0
BR <c2>,target1	0	0
...	0	0
LD r2, mem(B)	0	1
...	0	0
BR <c1>,target1	0	0
...	1	0
LD r1, mem(A)	1	1
...	1	0
...	1	0

Diagram annotations:

- tail: points to the first row with FP=0,0
- ERP: points to the row with FP=1,0
- head (commit): points to the row with FP=1,0

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement

Reorder Buffer

	FP (Forward Pending)	
...	0	0
SUB ...,r2,...	0	0
...	0	0
ADD ...,r1,...	0	0
BR <c2>,target1	0	0
...	0	0
LD r2, mem(B)	0	1
...	0	0
BR <c1>,target1	0	0
...	1	0
LD r1, mem(A)	1	1
...	1	0
...	1	0

Diagram illustrating the Reorder Buffer (RB) structure. The RB is a table with columns for instructions and two columns for Forward Pending (FP) status. The FP status is indicated by the values in the second and third columns. The RB is divided into sections: tail, ERP (Error Reporting Point), and head (commit). The tail section contains instructions that are not yet committed. The ERP section contains instructions that are committed but may be re-ordered. The head (commit) section contains instructions that are committed and will be executed in order.

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation**: Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:

Reorder Buffer

	FP (Forward Pending)		
...	0	0	← tail
SUB ...,r2,...	0	0	
...	0	0	
ADD ...,r1,...	0	0	
BR <c2>,target1	0	0	
...	0	0	
LD r2, mem(B)	0	1	
...	0	0	
BR <c1>,target1	0	0	
...	1	0	← ERP
LD r1, mem(A)	1	1	
...	1	0	
...	1	0	← head (commit)

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation**: Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved

Reorder Buffer

	FP (Forward Pending)	
...	0	0
SUB ...,r2,...	0	0
...	0	0
ADD ...,r1,...	0	0
BR <c2>,target1	0	0
...	0	0
LD r2, mem(B)	0	1
...	0	0
BR <c1>,target1	0	0
...	1	0
LD r1, mem(A)	1	1
...	1	0
...	1	0

Diagram labels: tail (pointing to the top row), ERP (pointing to the row with 1, 0), head (commit) (pointing to the row with 1, 0).

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed

Reorder Buffer

	FP (Forward Pending)		
...	0	0	← tail
SUB ...,r2,...	0	0	
...	0	0	
ADD ...,r1,...	0	0	
BR <c2>,target1	0	0	
...	0	0	
LD r2, mem(B)	0	1	
...	0	0	
BR <c1>,target1	0	0	
...	1	0	← ERP
LD r1, mem(A)	1	1	
...	1	0	
...	1	0	← head (commit)

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation**: Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer

	FP (Forward Pending)	
...	0	0
SUB ...,r2,...	0	0
...	0	0
ADD ...,r1,...	0	0
BR <c2>,target1	0	0
...	0	0
LD r2, mem(B)	0	1
...	0	0
BR <c1>,target1	0	0
...	1	0
LD r1, mem(A)	1	1
...	1	0
...	1	0

Diagram annotations: A black arrow labeled "tail" points to the first row. A red arrow labeled "ERP" points to the row with (1, 0). A black arrow labeled "head (commit)" points to the row with (1, 0) below the ERP row.

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer


	FP (Forward Pending)		
...	0	0	← tail
SUB ...,r2,...	0	0	
...	0	0	
ADD ...,r1,...	0	0	
BR <c2>,target1	0	0	
...	0	0	
LD r2, mem(B)	0	1	
...	0	0	
BR <c1>,target1	0	0	
...	1	0	← ERP
LD r1, mem(A)	1	1	
...	1	0	
...	1	0	← head (commit)

SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation**: Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions
- Loads behind ERP can be considered safe and allowed to forward data

Reorder Buffer




SpecShield ERP



- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions
- Loads behind ERP can be considered safe and allowed to forward data

Reorder Buffer




SpecShield ERP




- Goal: Relax constraints on allowable forwarding
- **Observation:** Most loads are safe earlier than retirement
- Define Early Resolution Point (**ERP**), instruction in the ROB where:
 - All older branch instructions have resolved
 - All older loads and stores have had addresses computed
 - No branch mispredictions or memory-access exceptions
- Loads behind ERP can be considered safe and allowed to forward data
- Much lower performance impact, equivalent security

Reorder Buffer



SpecShield ERP+



Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
	0	0	0	
	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)

SpecShield ERP+



- A covert channel-specific optimization

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
	0	0	0	
	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
	0	0	0	
	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
	0	0	0	
	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
...	0	0	0	
...	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)
...				

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
...	0	0	0	
...	0	0	0	
LD r1, mem(B)	1	1	0	
...	0	0	0	← ERP
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)
...				

High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:

Reorder Buffer

ROB	CCR	FP	Taint	
MUL r4,r3,...	0	0	0	← tail
SUB r3,r2,...	0	0	0	
LD ..., addr(r2)	1	0	0	
...	0	0	0	
ADD r2,r1,...	0	1	0	
...	0	0	0	
BNEZ r1,target1	1	0	0	
	0	0	0	
	0	0	0	
LD r1, mem(B)	1	1	1	← ERP
...	0	0	0	
AND ...,r0,...	0	0	0	
LD r0, mem(A)	1	0	0	
...	0	0	0	← head (commit)


High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+



- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield ERP+




- A covert channel-specific optimization
- Hypothesis: not all instructions form covert channels, loads delaying forwarding to all dependents is possibly still too conservative
 - Some classes of instructions may pose a low leakage risk (maybe arithmetic ops)
- Idea: classify instructions as **high/low** Covert Channel Risk
- Speculative data forwarded:
 - Immediately to **low** leakage risk instructions
 - Taint used to indicate if instruction computed with speculative data
 - Speculative data propagates along dependency chain until reaching high CCR instruction
 - At ERP for **high** leakage risk instructions, from tainted instructions

Reorder Buffer




High CCR	LDs, Branches
Low CCR	Rest

SpecShield Hardware Support




 SpecShield Changes/Additions

SpecShield Hardware Support




SpecShield Wakeup/Select/Execute/Retire Pipeline




SpecShield Changes/Additions


SpecShield Hardware Support




SpecShield Hardware Support



SpecShield Hardware Support



SpecShield Hardware Support



Evaluation Methodology



- Experimental Platform:
 - Simulator: gem5, full-system mode, Ubuntu 14.04 OS
 - Benchmarks: spec2006, reference input set
 - Simpoints: Used to select 10 most representative regions of 1B instructions

Evaluation Methodology



- Experimental Platform:
 - Simulator: gem5, full-system mode, Ubuntu 14.04 OS
 - Benchmarks: spec2006, reference input set
 - Simpoints: Used to select 10 most representative regions of 1B instructions

CPU Architecture			
CPU Clock	2GHz	LSQ Entries	32
L1 ICache	32KB (4-way)	IQ Entries	64
L1 DCache	32KB (8-way)	BTB Entries	4096
L2 Cache	2MB (16-way)	dTLB Entries	64
Issue Width	8	iTLB Entries	64
ROB Entries	192	FP Registers	256
Branch Predictor	LTAGE	Int Registers	256

Evaluation Methodology



- Experimental Platform:
 - Simulator: gem5, full-system mode, Ubuntu 14.04 OS
 - Benchmarks: spec2006, reference input set
 - Simpoints: Used to select 10 most representative regions of 1B instructions

- SpecShield STL, ERP, ERP+

CPU Architecture			
CPU Clock	2GHz	LSQ Entries	32
L1 ICache	32KB (4-way)	IQ Entries	64
L1 DCache	32KB (8-way)	BTB Entries	4096
L2 Cache	2MB (16-way)	dTLB Entries	64
Issue Width	8	iTLB Entries	64
ROB Entries	192	FP Registers	256
Branch Predictor	LTAGE	Int Registers	256

Evaluation Methodology




- Experimental Platform:
 - Simulator: gem5, full-system mode, Ubuntu 14.04 OS
 - Benchmarks: spec2006, reference input set
 - Simpoints: Used to select 10 most representative regions of 1B instructions

CPU Architecture			
CPU Clock	2GHz	LSQ Entries	32
L1 ICache	32KB (4-way)	IQ Entries	64
L1 DCache	32KB (8-way)	BTB Entries	4096
L2 Cache	2MB (16-way)	dTLB Entries	64
Issue Width	8	iTLB Entries	64
ROB Entries	192	FP Registers	256
Branch Predictor	LTAGE	Int Registers	256


- SpecShield STL, ERP, ERP+
- LFENCE* serialization after every branch

*Intel, Speculative execution side channel mitigations.
Intel, 2018. <https://software.intel.com/security-software-guidance/api-app/sites/default/files/336996-Speculative-Execution-Side-Channel-Mitigations.pdf>


Performance




Performance




Performance




Performance




Performance




Performance



Performance




Performance




- LFENCE > 2X
- SpecShieldSTL 73%
- SpecShieldERP 21%
- SpecShieldERP+ 10%
- Benchmarks with low miss rates most impacted

Performance




- LFENCE > 2X
- SpecShieldSTL 73%
- SpecShieldERP 21%
- SpecShieldERP+ 10%
- Benchmarks with low miss rates most impacted

Loads Delaying in SpecShield STL and ERP




- STL forces most loads to delay (84%)
- ERP cuts that to < 40%

Loads Delaying in SpecShield STL and ERP




- STL forces most loads to delay (84%)
- ERP cuts that to < 40%

Percentage Instructions Delayed



- STL: 17%
- ERP: 7%
- ERP+: 1%

Percentage Instructions Delayed



- STL: 17%
- ERP: 7%
- ERP+: 1%

Cache Latency for Spectre Attack



Cache Latency for Spectre Attack



- Spectre-v1 attack, using cache as covert channel

Cache Latency for Spectre Attack



- Spectre-v1 attack, using cache as covert channel

```
if (x < array1_size)
    y = array2[array1[x] * 256];
```


Cache Latency for Spectre Attack




- Spectre-v1 attack, using cache as covert channel

```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

- Exfiltrated value visible in access latency

Cache Latency for Spectre Attack




- Spectre-v1 attack, using cache as covert channel

```
if (x < array1_size)
  y = array2[array1[x] * 256];
```

- Exfiltrated value visible in access latency

Cache Latency for Spectre Attack




- Spectre-v1 attack, using cache as covert channel

```
if (x < array1_size)
    y = array2[array1[x] * 256];
```

- Exfiltrated value visible in access latency

Cache Latency for Spectre Attack



- Spectre-v1 attack, using cache as covert channel

```
if (x < array1_size)
  y = array2[array1[x] * 256];
```

- Exfiltrated value visible in access latency
- Secret value no longer appears in the cache channel

Conclusions



- Microarchitectural framework for preventing transient execution attacks on arbitrary memory
- SpecShield is more general
 - Unlike prior work that has focused on closing specific covert channels, SpecShield controls all speculative data-flow within the pipeline, preventing channel formation.
- SpecShield is easier to implement
 - No changes to the memory hierarchy, coherence protocol, consistency guarantees, etc.
- Performance-security tradeoff possible by only restricting select covert channels



Thank You!

Questions?

SpecShield STL: Implementation



SpecShield STL: Implementation




- Impact on wakeup/select logic

SpecShield STL: Implementation



- Impact on wakeup/select logic
- Baseline: load dependents speculatively woken up on select

Baseline Wakeup/Select/Execute/Retire Pipeline




SpecShield STL: Implementation



- Impact on wakeup/select logic
- Baseline: load dependents speculatively woken up on select
 - Speculating that load will be hit

Baseline Wakeup/Select/Execute/Retire Pipeline




SpecShield STL: Implementation




- Impact on wakeup/select logic
- Baseline: load dependents speculatively woken up on select
 - Speculating that load will be hit
- SpecShield: Wakeup delayed until retirement


Baseline Wakeup/Select/Execute/Retire Pipeline



SpecShield Wakeup/Select/Execute/Retire Pipeline



Benefits of Early Resolution



- Average distance between ERP and ROB Head
- 1-55 entries, 9 average

Comparison with other solutions



	Defense	Overhead	Benchmarks	Channels Protected
SW	LFENCE [35]	144%	SPEC2006	All
	SLH [37]	108%	SPEC2006	Cache
HW	Invisispec [8]	22-78%	SPEC2006	Cache
	SafeSpec [9]	-3%	SPEC2017	Cache, TLB
	DAWG [10]	1-15%	PARSEC	Cache
	CS Fencing [38]	8-48%	SPEC2006	Cache
	Cond. Spec. [11]	7-53%	SPEC2006	Cache
	Select Delay [16]	11-46%	SPEC2006	Cache
	SpecShieldSTL	73%	SPEC2006	All
	SpecShieldERP	21%	SPEC2006	All
	SpecShieldERP+	10%	SPEC2006	Flexible